

Discoidal Capacitors

TBC Series



FEATURES

- Discoidal Multilayer Ceramic Capacitors
- Diameters: 0.053" (1.35 mm)– 0.61" (15.5 mm)
- NPO and X7R dielectrics
- Very low ESL
- Capacitance range: 10pF to 12μF
- Voltage range: 25V_{DC} to 1,000V_{DC}

PHYSICAL CHARACTERISTICS

CONSTRUCTION

Discoidal multilayer capacitors with Silver/Palladium/Platinum terminations.

Option T: central lead enables to get rid of thermal, mechanical shocks and plating deterioration during soldering process.

MARKING (on packaging)

Series, capacitance value, tolerance, rated voltage, batch number.

ELECTRICAL SPECIFICATIONS

Description	NPO	X7R
Operating temperature	-55°C to +125°C	-55°C to +125°C
Maximum ΔC/C over temperature range without DC voltage applied	NA	± 15%
Temperature coefficient	(0 ± 30)ppm/°C	NA
Climatic category	55 / 125 / 56	55 / 125 / 56
Dielectric withstanding voltage at 25° C	2.5 U _{RC} for U _{RC} ≤ 500V 1.5 U _{RC} for U _{RC} > 500V	2.5 U _{RC} for U _{RC} ≤ 500V 1.5 U _{RC} for U _{RC} > 500V
Capacitance	at 1MHz for C ≤ 1,000pF at 1kHz for C > 1,000pF	at 1MHz for C ≤ 100pF at 1kHz for C > 100pF
Dissipation factor at 25° C	≤ 0.015 (150/C + ?)% at 1MHz for C ≤ 50pF ≤ 0.15% at 1MHz for 50pF < C ≤ 1,000pF ≤ 0.15% at 1kHz for C > 1,000pF	≤ 2.5% at 1MHz for C ≤ 100pF ≤ 2.5% at 1kHz for C > 100pF
Insulation resistance at 25° C under U_{RC} for U_{RC} ≤ 500V under 500V for U_{RC} > 500V	≥ 20,000MΩ for C ≤ 25nF ≥ 500MΩ.μF for C > 25nF	≥ 20,000MΩ for C ≤ 25nF ≥ 500MΩ.μF for C > 25nF
Aging	None	≤ 2.5% per decade hour

BX and BR dielectrics available on request.


HOW TO ORDER

TBC	2	81	W	T	10nF	10%	100 V
Series	Dielectric code	Exxelia size code	RoHS compliant	Central conductor	Capacitance	Tolerance	Rated voltage
TBC = discoidal capacitors	1 = NPO 2 = X7R	14 82 78 99 77 12 13 81	- = No RoHS W = RoHS compliant	-: no central lead T = Central lead requested	Capacitance value in clear	NPO: ± 1% (Cap. value ≥ 27pF) ± 2% (Cap. value ≥ 15pF) ± 5% ± 10% ± 20% X7R: ± 10% ± 20%	25 V 50 V 100 V 150 V 200 V 250 V 300 V 500 V 1,000 V


FEED-THRU

DIMENSIONS in inches (mm)

Discoidal capacitor



Discoidal capacitor with central lead



STANDARD RATINGS

Size	14		82		78		99		77		12		13		81		
Dimensions inches (mm)	D	0.053 ± 0.002 (1.35 ± 0.05)		0.098 ± 0.008 (2.5 ± 0.2)		0.138 ± 0.008 (3.5 ± 0.2)		0.256 ± 0.008 (6.5 ± 0.2)		0.335 ± 0.008 (8.5 ± 0.2)		0.373 ± 0.005 (9.47 ± 0.13)		0.502 ± 0.008 (12.75 ± 0.2)		0.61 ± 0.008 (15.5 ± 0.2)	
	d max.	0.022 (0.55)		0.04 (1)		0.04 (1)		0.048 (1.2)		0.063 (1.6)		0.063 (1.6)		0.079 (2)		0.079 (2)	
	T max.	0.04 (1)		0.087 (2.2)		0.119 (3)		0.099 (2.5)		0.119 (3)		0.119 (3)		0.119 (3)		0.119 (3)	
Dielectric	NPO		X7R		NPO		X7R		NPO		X7R		NPO		X7R		
Exxelia dielectric code	1		2		1		2		1		2		1		2		
Min. Capacitance value	10pF	100pF	10pF	100pF	15pF	100pF	18pF	100pF	47pF	100pF	56pF	150pF	82pF	390pF	100pF	820pF	
Rated voltage (U _{rc})	25V	100pF	2.2nF	2.7nF	82nF	12nF	390nF	68nF	1.8µF	100nF	2.7µF	120nF	3.9µF	330nF	8.2µF	390nF	12µF
	50V	100pF	1.5nF	2.7nF	56nF	12nF	330nF	68nF	1.5µF	100nF	2.2µF	120nF	3.3µF	330nF	6.8µF	390nF	10µF
	100V	56pF	470pF	1.2nF	22nF	8.2nF	100nF	33nF	560nF	68nF	1µF	100nF	1.2µF	220nF	2.7µF	330nF	3.9µF
	150V	-	-	1.0nF	12nF	5.6nF	82nF	22nF	330nF	47nF	680nF	68nF	820nF	120nF	1.8µF	180nF	2.2µF
	200V	-	-	680pF	6.8nF	3.9nF	47nF	18nF	180nF	33nF	390nF	39nF	560nF	82nF	1.2µF	120nF	1.5µF
	250V	-	-	-	-	3.3nF	39nF	12nF	120nF	22nF	270nF	33nF	390nF	68nF	820nF	82nF	1µF
	300V	-	-	-	-	2.2nF	33nF	10nF	120nF	18nF	270nF	27nF	390nF	56nF	820nF	68nF	1µF
	500V	-	-	-	-	-	-	6.8nF	68nF	15nF	150nF	18nF	220nF	39nF	470nF	56nF	560nF
	1,000V	-	-	-	-	-	-	1.5nF	15nF	3.3nF	33nF	4.7nF	47nF	10nF	100nF	12nF	120nF

* Diameter d can be different: consult your sales representative

Available capacitance values:

NPO: E6, E12, E24, E48, E96 (see page 14). Specific values upon request.

X7R: E6, E12 (see page 14). Specific values upon request.

The above table defines the standard products, other components may be built upon request.

General Information

Discoidal capacitors with NPO, X7R ceramics (BX and BR available on request) feature unique frequency performance due to very low inductance inherent to the configuration.


They are ideally suited to interconnect power amplifier stages through a shielding wall (high impedance electronic circuits).

Silver-palladium terminations can be directly mounted on the metal surface of the shielding wall.


Multiple lines can be filtered simultaneously using the BPM Series which consist of multiple capacitors in the same component. These capacitors can have the same or different values. EXXELIA expertise and flexible manufacturing processes enable a wide range of arrays: custom configuration or geometry. Consult our Engineering team to support your design requirements.

Another version (option T) featuring central conductor configuration (illustrated below) enables to get rid of thermal and mechanical shocks inherent to lead soldering. This also eliminates the risks of plating deterioration during the soldering process.


At last 2 lines can be filtered simultaneously using the BPM 12 or BPM 22 which consists of two capacitors in the same component (4 lines with the BPM24 or BPM224). These capacitors can have the same or different values (consult us).



NPO: TYPICAL ATTENUATION CURVE VERSUS FREQUENCY (50Ω IMPEDANCE)




X7R: TYPICAL ATTENUATION CURVE VERSUS FREQUENCY (50Ω IMPEDANCE)




Ceramic Capacitors Technology

MLCC STRUCTURE



EQUIVALENT CIRCUIT

Capacitor is a complex component combining resistive, inductive and capacitive phenomena. A simplified schematic for the equivalent circuit is:



DIELECTRIC CHARACTERISTICS

Insulation Resistance (IR) is the resistance measured under DC voltage across the terminals of the capacitor and consists principally of the parallel resistance shown in the equivalent circuit. As capacitance values and hence the area of dielectric increases, the IR decreases and hence the product (C x IR) is often specified in $\Omega \cdot F$ or $M\Omega \cdot \mu F$.

The Equivalent Series Resistance (ESR) is the sum of the resistive terms which generate heating when capacitor is used under AC voltage at a given frequency (f).

Dissipation factor (DF) is the ration of the apparent power input will turn to heat in the capacitor:

$$DF = 2\pi f C ESR$$

When a capacitor works under AC voltage, **heat power loss (P)**, expressed in Watt, is equal to:

$$P = 2\pi f C V_{rms}^2 DF$$

The series inductance (Ls) is due to the currents running through the electrodes. It can distort the operation of the capacitor at high frequency where the **impedance (Z)** is given as:

$$Z = R_s + j (L_s \cdot \omega - 1 / (C \cdot \omega)) \text{ with } \omega = 2\pi f$$

When frequency rises, the capacitive component of capacitors is gradually canceled up to the resonance frequency, where :

$$Z = R_s \text{ and } L_s C \cdot \omega^2 = 1$$

Above this frequency the capacitor behaves like an inductor.

	P100	NPO	N2200 (C4xx)	BX	2C1	X7R
Dielectric material	Porcelain	Magnesium titanate or Neodymium baryum titanate	Barium zirconate titanate	Baryum titanate (BaTiO ₃)		
Dielectric constant	15 – 18	20 – 85	450	2,000 – 5,000		
Electrode technology	PME (Precious Metal Electrodes): Ag/Pd					
Capacitance variation between —55°C and +125/° C without DC voltage	[100 ± 30]ppm/° C	[0 ± 30]ppm/° C	[–2,200 ± 500] ppm/° C	± 15%	± 20%	± 15%
Capacitance variation between —55°C and +125/° C with DC rated voltage			0 -15%	15% –25%	20% –30%	Not applicable
Piezo-electric effect	None		None	Yes		
Dielectric absorption	None		Few %	Few %		
Thermal shock sensitive	+		+	++		

Ceramic Capacitors Technology


MANUFACTURING STEPS

SLIP CASTING




A slurry, a mix of ceramic powder, binder and solvents, is poured onto conveyor belt inside a drying oven, resulting in a dry ceramic sheet.

ELECTRODE SCREEN PRINTING




The electrode ink, made from a metal powder mixed with solvents, is printed onto the ceramic sheets using a screen printing process.

STACKING




The sheets with electrode printed are stacked to create a multilayer structure.

TERMINATIONS




Each terminal of the capacitor is dipped in the termination ink, mix of metal powder, solvents and glass frit and the parts are fired in an oven.

SINTERING




The parts are sintered in an oven with a precise temperature profile which is very important to the characteristics of the capacitors.

PRESSING




Pressure is applied to the stack to fuse all the separate layers, this created a monolithic structure.

TERMINATIONS PLATING



Stacking + leads soldering + encapsulation
[see pages 10-11]

FINAL TESTING



PACKAGING



User Guide

SMD TERMINATIONS

NON RoHS COMPLIANT	Code	RoHS COMPLIANT	Code	Recommended mounting process							Storage [months]*
				Magnetic	Epoxy bonding	Iron soldering	Wave soldering	Vapor phase soldering	Infrared soldering	Wire bonding	
Ag	Q	Ag	QW / P	No	•	•	•	•			18
Ag/Pd/Pt	-	Ag/Pd/Pt	W / A	No	•	•	•				24
Ag + Ni + dipped Sn/Pb 60/40	T**	-	-	No		•	•	•	•		24
Ag/Pd/Pt + dipped Sn/Pb 60/40	H	Ag/Pd/Pt + dipped Sn	HW	No		•					24
Ag + Ni + electrolytic Sn/Pb 95/5	C	Ag + Ni + electrolytic Sn	CW / S	Yes		•	•	•	•		18
Ag + Ni + electrolytic Sn/Pb 60/40	D	-	-	Yes		•	•	•	•		18
-	-	Ag + Cu + electrolytic Sn	C***	No		•	•	•	•		18
Ag + Ni + dipped Sn/Pb 60/40	E	Ag + Ni + electrolytic Sn	EW	Yes		•	•				24
Ag + Ni + Au	G	Ag + Ni + Au	GW	Yes	•	•	•	•	•	•	36
Ag + Polymer + Ni + Sn/Pb 95/5	YC	Ag + Polymer + Ni + Sn	YCW	Yes		•	•	•	•		18
Ag + Polymer + Ni + Sn/Pb 60/40	YD	-	-	Yes		•	•	•	•		18
Ag + Polymer + Ni + Au	YG	Ag + Polymer + Ni + Au	YGW	Yes	•	•	•	•	•	•	36

Nickel (Ni) or Copper (Cu) barriers amplify thermal shock and are not recommended for chip sizes larger than 3030.

* Storage must be in a dry environment at a temperature of 20° C with a relative humidity below 50%, or preferably in a package enclosing a desiccant.

** Maintenance only.

*** Non magnetic chips series only.

SMD ENVIRONMENTAL TESTS

Ceramic chip capacitors for SMD are designed to meet test requirements of **CECC 32100** and **NF C 93133** standards as specified below in compliance with NF C 20700 and IEC 68 standards:

- Solderability: **NF C 20758**, 260° C, bath 62/36/2.
- Adherence: 5N force.
- Vibration fatigue test: **NF C 20706**, 20 g, 10 Hz to 2,000 Hz, 12 cycles of 20 minutes each.
- Rapid temperature change: **NF C 20714**, –55°C to + 125° C, 5 cycles.
- Combined climatic test: **IEC 68-2-38**.
- Damp heat: **NF C 20703**, 93 %, H.R., 40° C.
- Endurance test: 1,000 hours, 1.5 U_{RC}, 125° C.

STORAGE OF CHIP CAPACITORS

TINNED OR NON TINNED CHIP CAPACITORS

Storage must be in a dry environment at a temperature of 20°C with a relative humidity below 50 %, or preferably in a packaging enclosing a desiccant.

STORAGE IN INDUSTRIAL ENVIRONMENT:

- 2 years for tin dipped chip capacitors,
- 18 months for tin electroplated chip capacitors,
- 2 years for non tinned chip capacitors,
- 3 years for gold plated chip capacitors.

STORAGE IN CONTROLLED NEUTRAL NITROGEN ENVIRONMENT:

- 4 years for tin dipped or electroplated chip capacitors,
- 4 years for non tinned chip capacitors,
- 5 years for gold plated chip capacitors.

Storage duration should be considered from delivery date and not from batch manufacture date. The tests carried out at final acceptance stage [solderability, susceptibility to solder heat] enable to assess the compatibility to surface mounting of the chips.

User Guide

LEAD STYLES


SURFACE MOUNTING

DIL LEADS

P style




PL style



L style




J style




RIBBON LEADS

Micro-strip (type 1)
Short Micro-strip (type 1S)




Axial (Type 2)




Radial (Type 3)




R style



RX style



RJ style



Please contact Exxelia sales for any lead configuration not shown.


TROUGH-HOLE MOUNTING

AXIAL AND RADIAL

Radial leads (Type 6)




Radial leads (4 leads)



Axial leads (Type 7)



DIL leads: N style




ENCAPSULATION STYLES

Ceramic encapsulation
(selfprotected)



Varnish



Conformal coating




Molding



User Guide

SOLDERING ADVICES FOR REFLOW SOLDERING



Large chips above size 2225 are not recommended to be mounted on epoxy board due to thermal expansion coefficient mismatch between ceramic capacitor and epoxy. Where larger sizes are required, it is recommended to use components with ribbon or other adapted leads so as to absorb thermo-mechanical strains.

Dimensions in inches (in mm)	Reflow soldering						Wave soldering					
	l ₁		l ₂		l ₃		l ₁		l ₂		l ₃	
0402	0.043	[1.1]	0.035	[0.9]	0.012	[0.3]	0.043	[1.1]	0.047	[1.2]	0.012	[0.3]
0403	0.055	[1.4]	0.035	[0.9]	0.012	[0.3]	0.055	[1.4]	0.047	[1.2]	0.012	[0.3]
0504	0.063	[1.6]	0.051	[1.3]	0.016	[0.4]	0.063	[1.6]	0.063	[1.6]	0.016	[0.4]
0603	0.055	[1.4]	0.059	[1.5]	0.02	[0.5]	0.055	[1.4]	0.071	[1.8]	0.02	[0.5]
0805	0.073	[1.85]	0.065	[1.65]	0.024	[0.6]	0.073	[1.85]	0.077	[1.95]	0.024	[0.6]
0907	0.094	[2.4]	0.065	[1.65]	0.035	[0.9]	0.094	[2.4]	0.077	[1.95]	0.035	[0.9]
1005	0.073	[1.85]	0.067	[1.7]	0.039	[1]	0.073	[1.85]	0.079	[2]	0.039	[1]
1206	0.083	[2.1]	0.067	[1.7]	0.059	[1.5]	0.083	[2.1]	0.079	[2]	0.059	[1.5]
1210	0.118	[3]	0.069	[1.75]	0.059	[1.5]	0.118	[3]	0.081	[2.05]	0.059	[1.5]
1605	0.073	[1.85]	0.071	[1.8]	0.087	[2.2]	0.073	[1.85]	0.083	[2.1]	0.087	[2.2]
1806	0.087	[2.2]	0.073	[1.85]	0.102	[2.6]	0.087	[2.2]	0.085	[2.15]	0.102	[2.6]
1812	0.152	[3.85]	0.073	[1.85]	0.102	[2.6]	0.152	[3.85]	0.085	[2.15]	0.102	[2.6]
1825	0.281	[7.15]	0.073	[1.85]	0.102	[2.6]	0.281	[7.15]	0.085	[2.15]	0.102	[2.6]
2210	0.13	[3.3]	0.079	[2]	0.146	[3.7]	0.13	[3.3]	0.091	[2.3]	0.146	[3.7]
2220	0.228	[5.8]	0.079	[2]	0.146	[3.7]	0.228	[5.8]	0.091	[2.3]	0.146	[3.7]
2225	0.281	[7.15]	0.079	[2]	0.146	[3.7]	0.281	[7.15]	0.091	[2.3]	0.146	[3.7]

RECOMMENDED FOOTPRINT FOR SMD CAPACITORS


Ceramic is by nature a material which is sensitive both thermally and mechanically. Stresses caused by the physical and thermal properties of the capacitors, substrates and solders are attenuated by the leads.

Wave soldering is unsuitable for sizes larger than 2220 and for the higher ends of capacitance ranges due to possible thermal shock (capacitance values given upon request).


Infrared and vapor phase reflow, are preferred for high reliability applications as inherent thermo-mechanical strains are lower than those inherent to wave soldering.

Whatever the soldering process is, it is highly recommended to apply a thermal cycle, see hereafter our recommended soldering profile:


RECOMMENDED VAPOR PHASE REFLOW PROFILE



RECOMMENDED IR REFLOW PROFILE



RECOMMENDED WAVE SOLDERING PROFILE



User Guide

SOLDERING ADVICES FOR IRON SOLDERING

Attachment with a soldering iron is discouraged due to ceramic brittleness and the process control limitations. In the event that a soldering iron must be used, the following precautions should be observed:

- Use a substrate with chip footprints big enough to allow putting side by side one end of the capacitor and the iron tip without any contact between this tip and the component,
- place the capacitor on this footprint,
- heat the substrate until the capacitor's temperature reaches 150° C minimum [preheating step, maximum 1° C per second],
- place the hot iron tip [a flat tip is preferred] on the footprint **without touching the capacitor**. Use a regulated iron with a 30 watts maximum power. The recommended temperature of the iron is 270 ± 10° C. The temperature gap between the capacitor and the iron tip must not exceed 120° C,

- leave the tip on the footprint for a few seconds in order to increase locally the footprint's temperature,
- use a cored wire solder and put it down on the iron tip. In a preferred way use Sn/Pb/Ag 62/36/2 alloy,
- wait until the solder fillet is formed on the capacitor's termination,
- take away iron and wire solder,
- wait a few minutes so that the substrate and capacitor come back down to the preheating temperature,
- solder the second termination using the same procedure as the first,
- let the soldered component cool down slowly to avoid any thermal shock.

PACKAGING

TAPE AND REEL

The films used on the reels correspond to standard IEC 60286-3. Films are delivered on reels in compliance with document IEC 286-3 dated 1991.

Minimum quantity is 250 chips.


Maximum quantities per reel are as follows:

- Super 8 reel - Ø 180: 2,500 chips.
- Super 8 reel - Ø 330: 10,000 chips.
- Super 12 reel - Ø 180: 1,000 chips.

Reel marking complies with CECC 32100 standard:

- Model.
- Rated capacitance.
- Capacitance tolerance.
- Rated voltage.
- Batch number.

TRAY PACKAGES



DIMENSIONAL CHARACTERISTICS OF CHIPS TRAY PACKAGES

Sizes	Nr. of chips/ package	Oriented chips	Dimensions in inches (in mm)				
			A	B	C	D	E
0402	100	No	0 0.112 (0 3.02)		0.065 (1.65)	0.167 (4.24)	2 (50.8)
0403	100	No	0 0.112 (0 3.02)		0.065 (1.65)	0.167 (4.24)	2 (50.8)
0504	100	Yes	0.059 (1.5)	0.045 (1.14)	0.035 (0.89)	0.167 (4.24)	2 (50.8)
0603	340	Yes	0.1 (2.54)	0.06 (1.52)	0.045 (1.14)	0.167 (4.24)	2 (50.8)
0805	100	Yes	0.1 (2.54)	0.06 (1.52)	0.045 (1.14)	0.167 (4.24)	2 (50.8)
1206	100	No	0.14 (3.56)	0.14 (3.56)	0.06 (1.52)	0.167 (4.24)	2 (50.8)
1210	100	Yes	0.14 (3.56)	0.14 (3.56)	0.06 (1.52)	0.167 (4.24)	2 (50.8)
1812	100	No	0.25 (6.35)	0.25 (6.35)	0.13 (3.3)	0.345 (8.76)	4 (101.6)
	25	Yes	0.24 (6.1)	0.265 (6.73)	0.07 (1.78)	0.345 (8.76)	2 (50.8)
2220	100	Yes	0.25 (6.35)	0.25 (6.35)	0.13 (3.3)	0.345 (8.76)	4 (101.6)
	25	Yes	0.24 (6.1)	0.265 (6.73)	0.07 (1.78)	0.345 (8.76)	2 (50.8)

User Guide

EIA STANDARD CAPACITANCE VALUES

Following EIA standard, the values and multiples that are indicated in the chart below can be ordered. E48, E96 series and intermediary values are available upon request.

E6 (± 20%)	E12 (± 10%)	E24 (± 5%)
10	10	10
		11
		12
15	12	13
		15
		16
22	15	18
		20
		22
33	18	24
		27
		30
47	22	33
		36
		39
68	27	43
		47
		51
82	33	56
		62
		68
91	39	75
		82
		91

EIA CAPACITANCE CODE

The capacitance is expressed in three digit codes and in units of pico Farads [pF]. The first and second digits are significant figures of the capacitance value and the third digit identifies the multiplier.

For capacitance value < 10pF, R designates a decimal point.
See examples below:

EIA code	Capacitance value		
	in pF	in nF	in μ F
2R2	2.2	0.0022	0.0000022
6R8	6.8	0.0068	0.0000068
220	22	0.022	0.000022
470	47	0.047	0.000047
181	180	0.18	0.00018
221	220	0.22	0.00022
102	1,000	1	0.001
272	2,700	2.7	0.0027
123	12,000	12	0.012
683	68,000	68	0.068
124	120,000	120	0.12
564	560,000	560	0.56
335	3,300,000	3,300	3.3
825	8,200,000	8,200	8.2
156	15,000,000	15,000	15
686	68,000,000	68,000	68
107	100,000,000	100,000	100
227	220,000,000	220,000	220

PART MARKING VOLTAGE CODES

Use the following voltage code chart for part markings:

Voltage (V)	Code	Letter code
25	250	A
40	400	B
50	500	C
63	630	D
100	101	E
200	201	G
250	251	H
400	401	K
500	501	L
1,000	102	M
2,000	202	P
3,000	302	R
4,000	402	S
5,000	502	T
7,500	752	U
10,000	103	W

PART MARKING TOLERANCE CODES

Use the following tolerance code chart for part markings:

Tolerance	Letter code
± 0.25pF	CU
± 0.5pF	DU
± 1pF	FU
± 1%	F
± 2%	G
± 5%	J
± 10%	K
± 20%	M

User Guide

RELIABILITY LEVELS

Exxelia proposes different reliability levels for the ceramic capacitors for both NPO and X7R ceramics.

